

Appl. No. 10/718,978  
Amdt. dated March 9, 2006  
Reply to Office Action of September 9, 2005

PATENT

**Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings of claims in the application:

**Listing of Claims:**

- 1                   1.       (Cancelled).
- 1                   2.       (Currently Amended) ~~The method of claim 1 further comprising:~~ A  
2       method for performing timing analysis on a user design that has been placed on a programmable  
3       integrated circuit, the method comprising:  
4                   generating edge masks to annotate edges in a graph that represents at least a  
5       portion of the user design, the edge masks indicating whether a source or destination point is  
6       reachable from a corresponding one of the edges;  
7                   performing at least one depth first search along a time critical path in the graph  
8       between the source and the destination points, the at least one depth first search being prevented  
9       by the edge masks from analyzing paths that do not lead to the source point or the destination  
10       point;  
11                   calculating slack and slack ratio values for edges in the time critical paths; and  
12                   if delay along any of the time critical paths exceeds the user timing constraint,  
13       modifying placement of the user design within the programmable integrated circuit using the  
14       slack and the slack ratio values.
- 1                   3.       (Original) The method of claim 2 wherein generating the edges masks  
2       further comprises generating a first type of edge mask that represents reachability from the  
3       source points in a backwards direction, and a second type of edge mask that represents  
4       reachability to the destination points in a forward direction.

Appl. No. 10/718,978  
Amdt. dated March 9, 2006  
Reply to Office Action of September 9, 2005

PATENT

1                   4.       (Original) The method of claim 3 wherein generating the edge masks  
2 further comprises generating binary bits that correspond to specific types of the source points and  
3 the destination points in a list of constraints.

1                   5.       (Original) The method of claim 4 wherein performing the at least one  
2 depth first search further comprises performing multiple depths first searches in the presence of  
3 multiple constraints on timing analysis, wherein source edge-masks correspond to source-types  
4 in timing constraints and source types correspond to source edge-masks.

1                   6.       (Original) The method of claim 5 further comprising:  
2 converting multicycle constraints on timing analysis to two edge-mask sets, one  
3 for a base case and another for a multicycle case.

1                   7.       (Original) The method of claim 5 further comprising:  
2 converting thru-x constraints into multiple edge-mask sets indicating a base case  
3 and a multicycle case, the multicycle case by masking out edges immediately adjacent to node x  
4 in the base case.

1                   8.       (Original) The method of claim 6 wherein cut-path constraints on timing  
2 analysis are treated as multicycle constraints with an infinite multicycle period.

1                   9.       (Original) The method of claim 4 wherein the resulting timing analysis is  
2 used in combination with a placement algorithm to effect a modified placement of critical edges.

1                   10.      (Original) The method of claim 4 wherein generating the edge mask  
2 further comprises generating source-edge-masks by depth-first search from destination registers  
3 or pins in which edge-masks on a node or edge are defined as the inclusive OR of the edge  
4 masks of their fanin edges or nodes.

Appl. No. 10/718,978  
Amdt. dated March 9, 2006  
Reply to Office Action of September 9, 2005

PATENT

1                   11.     (Original) The method of claim 4 wherein generating the edge masks  
2 further comprises generating destination-edge-masks by depth-first search from source registers  
3 or pins in which edge-masks on a node or edge are defined as the inclusive OR of the edge  
4 masks of their fanout edges or nodes.

1                   12.     (Original) The method of claim 4 wherein generating the edge masks  
2 further comprises generating one or more super-edge masks that are used to represent multiple  
3 constraint types merged into a single constraint.

1                   13.     (Original) The method of claim 9 wherein generating the edge masks  
2 further comprises generating additional edge masks to represent critical and non-critical portions  
3 of a netlist for the user design, and the method further comprises:  
4                   applying timing analysis on the critical portion of the netlist with greater  
5 frequency; and  
6                   applying timing analysis on the non-critical portion of the netlist less frequently.

1                   14.     (Original) The method of claim 9 wherein the edge masks are used to  
2 identify constraint domains in which placement changes are made, counters are made of the  
3 number of constraint domains, and placement requests timing analysis only on the constraint  
4 domains that have changed as the result of placement.

Appl. No. 10/718,978  
Amdt. dated March 9, 2006  
Reply to Office Action of September 9, 2005

PATENT

1                   15.     (Original) The method of claim 3 further comprising:  
2                   annotating the graph with a number of paths that pass each of the edges; and  
3                   successively pruning each edge, by setting the edge masks, until only k paths  
4 remain to be reported to a user of a timing analysis tool.

1                   16.     (Original) The method of claim 15 wherein information reported to the  
2 user is a set of k most critical paths within each constraint domain, reported separately.

1                   17.     (Original) The method of claim 16 wherein the number, k, is different for  
2 each constraint domain.

1                   18.     (Cancelled).

1                   19.     (Currently Amended) ~~The computer system according to claim 18 further~~  
2 ~~comprising:~~ A computer system for implementing timing analysis on a user design that has been  
3 placed on a programmable integrated circuit, the computer system comprising:  
4                   code for generating edge masks to annotate edges in a graph that represents at  
5 least a portion of the user design, the edge masks indicating whether a source point and a  
6 destination point are reachable from a corresponding one of the edges;  
7                   code for performing at least one depth first search along a time critical path in the  
8 graph between the source point and the destination point, the at least one depth first search being  
9 prevented by the edge masks from analyzing paths that do not connect the source and the  
10 destination points;  
11                  code for calculating slack and slack ratio values for edges in the time critical  
12 paths; and  
13                  code for modifying placement of the user design within the programmable  
14 integrated circuit using the slack and the slack ratio values, if delay along any of the time critical  
15 paths exceeds the user timing constraint; and  
16                  a computer readable medium that stores the codes.

Appl. No. 10/718,978  
Amdt. dated March 9, 2006  
Reply to Office Action of September 9, 2005

PATENT

1                   20.     (Original) The computer system according to claim 19 wherein the code  
2     for generating the edges masks further comprises code for generating a first type of edge mask  
3     that represents reachability from the source points in a backwards direction, and a second type of  
4     edge mask that represents reachability to the destination points in a forward direction.

1                   21.     (Original) The computer system according to claim 20 wherein the code  
2     for generating the edge masks further comprises code for generating binary bits that correspond  
3     to specific types of the source points and the destination points in a list of constraints.

1                   22.     (Original) The computer system according to claim 21 wherein the code  
2     for performing the at least one depth first search further comprises code for performing multiple  
3     depths first searches in the presence of multiple constraints on timing analysis, wherein source  
4     edge-masks correspond to source-types in timing constraints.

1                   23.     (Original) The computer system according to claim 22 further  
2     comprising:  
3                   code for converting multicyle constraints on timing analysis to two edge-mask  
4     sets, one for a base case and another for a multicyle case.

1                   24.     (Original) The computer system according to claim 22 further  
2     comprising:  
3                   code for converting thru-x constraints into multiple edge-mask sets indicating a  
4     base case and a multicyle case, the multicyle case by masking out edges immediately adjacent  
5     to node x in the base case.

1                   25.     (Original) The computer system according to claim 23 wherein cut-path  
2     constraints on timing analysis are treated as multicyle constraints with an infinite multicyle  
3     period.

Appl. No. 10/718,978  
Amdt. dated March 9, 2006  
Reply to Office Action of September 9, 2005

PATENT

1                   26.   (Original) The computer system according to claim 21 wherein the code  
2   for generating the edge mask further comprises code for generating source-edge-masks by depth-  
3   first search from destination registers or pins in which edge-masks on a node or edge are defined  
4   as the inclusive OR of the edge masks of their fanin edges or nodes.

1                   27.   (Original) The computer system according to claim 21 wherein the code  
2   for generating the edge mask further comprises code for generating destination-edge-masks by  
3   depth-first search from source registers or pins in which edge-masks on a node or edge are  
4   defined as the inclusive OR of the edge masks of their fanout edges or nodes.

1                   28.   (Original) The computer system according to claim 21 wherein the code  
2   for generating the edge masks further comprises code for generating one or more super-edge  
3   masks that are used to represent multiple constraint types merged into a single constraint.

1                   29.   (Original) The computer system according to claim 21 wherein the code  
2   for generating the edge masks further comprises code for generating edge masks to represent  
3   critical and non-critical portions of a netlist for the user design, and the computer system further  
4   comprises:

5                   code for applying timing analysis on the critical portion of the netlist with greater  
6   frequency; and  
7                   code for applying timing analysis on the non-critical portion of the netlist less  
8   frequently.

1                   30.   (Original) The computer system according to claim 21 wherein the edge  
2   masks are used to identify constraint domains in which placement changes are made, counters  
3   are made of the number of constraint domains, and placement requests timing analysis only on  
4   the constraint domains that have changed as the result of placement.

1                   31.   (Original) The computer system according to claim 20 further  
2   comprising:

Appl. No. 10/718,978  
Amdt. dated March 9, 2006  
Reply to Office Action of September 9, 2005

PATENT

3                   code for annotating the graph with a number of paths that pass each of the edges;  
4    and  
5                   code for successively pruning each edge, by setting the edge masks, until only k  
6    paths remain to be reported to a user of a timing analysis tool.